Recommended External Circuitry for Transphorm GaN FETs

Table of Contents

Part I: Introduction .............................................................................................................................................................................. 2

Part II: Solutions to Suppress Oscillation ......................................................................................................................................... 2

Part III: The di/dt Limits of GaN Switching Devices & Solutions for High-current Operation ....................................................... 4

Part IV: Additional Design Notes ....................................................................................................................................................... 5
**Part I: Introduction**

Transphorm GaN FETs provide significant advantages over silicon (Si) superjunction MOSFETs by offering lower gate charge ($Q_g$), faster switching speeds, and lower body-diode reverse recovery charge ($Q_{rr}$). GaN FETs exhibit in-circuit switching speeds much higher than that of the current Si technologies. The inherent rapid switching of GaN devices reduces current/voltage cross-over power losses, enabling high frequency operation while simultaneously achieving high efficiency.

However, the accompanying high $di/dt$ transient during switching, combined with parasitic inductances, generates noise voltages in the circuit. This noise can interfere with the gate and the driver of the device, and, in the worst case, creates sustained oscillation that must be prevented for safe operation of the circuit. This application note provides guidance on how to eliminate oscillation and how to achieve high switching current with a controlled $di/dt$.

**Part II: Solutions to Suppress Oscillation**

To avoid sustained oscillation, it is important to minimize noise generation, to minimize noise feedback, and to damp the ringing energy resulting from the high current/voltage transients. This can be achieved with the recommendations outlined below using a half-bridge switching circuit in Figure 1 as an example.

1) Optimize the PCB layout to minimize external parasitic inductances and associated feedback. Use a large area ground plane for an overall low-noise base potential. Arrange the gate drive circuit on one side and the output circuit on the other side to minimize noise feedback from the output loop to the input loop. Place the driver circuit close to the gate of the device. Shorten the power loop by arranging the high-side and low-side devices close-by.

2) Use a gate ferrite bead [FB1 in Figure 1(a)] to prevent the high-frequency noise from entering the driver and logic circuits. This bead should be mounted close to the Gate lead of the device. NOTE: This is required even for single-ended non-half-bridge designs. The specification of the recommended gate ferrite beads are listed in Transphorm’s GaN FET datasheets and also summarized in Table 2. The TO247 package includes a built-in gate ferrite bead therefore an external gate ferrite bead is not needed (see product datasheets).

![Figure 1. a) Half-bridge switching circuit and b) Efficiency vs. output power](image-url)
3) **Use a DC-link RC snubber** [RC\textsubscript{DCL} in Figure 1(a)]. The DC rail or DC-link, when decoupled with a low-ESR fast capacitor, can be considered a high-Q C-L network at high frequencies (with "L" being the feed inductance of the DC bus). This can interact with the devices at voltage/current transients and lead to ringing. Adding an RC snubber across the DC-link close to the drain pin of the high-side device can effectively absorb the ringing energy, suppressing potential oscillation. This effect is shown in **Figure 2** where the high-frequency ringing at 25A turn-off is substantially damped with the RC\textsubscript{DCL}. Since this snubber is not inserted at the switching node, it does not add switching loss to the circuit. **NOTE:** This is recommended even for single-ended non-half-bridge designs. The practical values of the RC\textsubscript{DCL} can be 2 sets of 6-10Ω/0.5W SMD resistors in series with a 10nF/600-1000V ceramic SMD cap, or 1 set of 3-4Ω/1W resistors in series with a 10-20nF/600-1000V cap if space is limited.

![Figure 2. Half-bridge inductive switching waveforms with decoupling capacitor only and with DC-link snubber (RC\textsubscript{DCL})](image)

4) **Adding a switching-node RC snubber** [RC\textsubscript{SN} in Figure 1(a)] can further reduce high-frequency ringing and help control di/dt transients at high operation currents. The effect of the RC\textsubscript{SN} on switching waveform at a switching current >50A is shown in **Figure 3**. Unlike the RC\textsubscript{DCL}, the capacitance of the RC\textsubscript{SN} does increase switching loss. The recommended snubber parameters with little degradation in efficiency are given in the datasheet and are summarized in **Table 2**.

![Figure 3. Effect of switching node snubber RC\textsubscript{SN} on half-bridge inductive switching waveforms](image)
Part III: The di/dt Limits of GaN Switching Devices & Solutions for High-current Operation

Transphorm GaN FETs are designed for the highest robustness and reliability within the technology boundaries today. These devices can operate to their full voltage rating and at extremely high di/dt levels in normal operation mode (forward conduction when current enters the Drain). However, when used as a free-wheeling device in reverse conduction mode (current enters the Source when the Gate is off), there are di/dt limits beyond which the performance can be negatively affected. Although these reverse conduction di/dt limits in the range of 1200~3800 A/µs (depending on device & stress duration) are much greater than that of typical superjunction devices at ~60A/us, care must be taken for best performance at high current levels since the di/dt value is a strong function of switching current.

It is important to note that this di/dt limit only applies to the device acting as a free-wheeling diode (FWD) and only applies to the duration when the FWD transitions from blocking voltage to reverse conducting current. Three cases are illustrated in Figure 4; the affected devices are the ones functioning as an FWD during dead-time when the inductor current commutates from the main switch to the reverse current of the FWD.

1) A boost converter that uses an SiC diode as the rectifier device – Not affected.
2) A synchronous boost that uses a GaN FET as the FWD – Q2 affected.
3) A synchronous buck that uses a GaN FET as the FWD – Q1 affected.

The maximum di/dt stress happens when the main switch [Q2 in Figure 4 (2) or Q2 in Figure 4 (3)] turns off and the inductor current redirects to the FWD instantly. The higher the turn-off current, the higher the reverse conduction di/dt. The reverse conduction di/dt limits and associated maximum (turn-off) switching current values are listed in the datasheet. The example for TPH320WSB is shown in Table 1. The (di/dt)RDMC and IRDMC1 values are for constant repetitive switching operation such as in a DC to DC converter, while IRDMC2 applies to DC to AC or AC to DC conversion circuits when the peak current switching is much lower than the average switching current. The (di/dt)RDMT and IRDMCT values are for transient conditions such as in the event of power-line-disturbance (PLD) in a PFC (when one AC input cycle is missing, which forces the circuit to operate at a much higher current in the next cycle to make up for the energy loss).
Table 1. TPH3205WSB reverse diode conduction di/dt limits and associated max switching current when using the recommended RG and RCSN.

Note that the reverse diode switching current limits were obtained with the recommended circuit parameters [Figure 1(a) and Table 2]. The gate resistor RG is important to control the di/dt and the addition of a switching node snubber RCSN offers further improvements when operation current is high. The effect of RCSN is shown in Figure 1(b): a slight reduction in low-load efficiency, but a significant enhancement at high load. In applications with operation current below 70 percent of the maximum rating, the RCSN can be omitted. On the other hand, one can further increase the RG value if the operation current is higher than the maximum IDRM’s in the datasheet. In all situations, care has to be taken to ensure junction temperature of the devices do not exceeding maximum rating.

Part IV: Additional Design Notes

1) Circuit and Layout Recommendations

- Place the RCDCL as close as possible to the drain pin of the high-side GaN FET and ground it to the large ground plane.
- SMD mounting is recommended for all snubber components.
- A Gate resistor (RG) is required for all devices.
- Gate ferrite beads (FB1) are only required for TO-220 and PQFN devices; TO-247 devices have built-in ferrite beads hence no external FB1 is needed.
- If the device is being driven at >70 percent of the rated IDRM values, then a switching node RC snubber (RCSN) is recommended in addition to the required DC-link RC snubber (RCDCL).
- The gate ferrite bead and gate resistor prevent oscillation and reduce excessive di/dt when the GaN device is used in a half-bridge topology.
- The RCDCL reduces the voltage ringing due to device interaction with the bypass network.
- The RCSN slightly reduces light and medium load efficiency with the benefit of increased output power.
- The RCSN implementation in a half-bridge has the advantage of allowing a higher peak turn-off switching current due to the reduction of the di/dt seen by the freewheeling device as the main conducting device turns off.
2) Required and Recommended External Components

The recommended components of the half-bridge circuit in Figure 1(a) is summarized in Table 2. They have tested and verified to prevent oscillation for safe, reliable operation with the recommended gate drive voltage ranges shown. Using a higher “on” voltage is not recommended and may increase the propensity for oscillation and will require a larger gate resistor. Using a lower “on” voltage may increase switching and conduction losses due to increased Rds(on).

Table 2. Recommended components for half-bridge circuit in Figure 1(a).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Part Num.</th>
<th>Voltage Type</th>
<th>Package Type</th>
<th>Voltage Drive</th>
<th>Gate Resistor (RG)</th>
<th>Ferrite Bead Gate (FB1)</th>
<th>RCSN</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>TP65H015G5WS</td>
<td>TO-247</td>
<td>0V, 12V</td>
<td>15Ω</td>
<td>120Ω @ 100 MHz</td>
<td>[100pF, 10Ω] x 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TP65H035G4WS</td>
<td>TO-247</td>
<td>0V, 12V</td>
<td>22-30Ω</td>
<td>200-270Ω @ 100 MHz</td>
<td>[200pF, 5Ω]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TP65H035WS</td>
<td>TO-247</td>
<td>0V, 12-14V</td>
<td>22-30Ω</td>
<td>No</td>
<td>[200pF, 5Ω]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TP65H050WS/BS</td>
<td>TO-247/TO-263</td>
<td>0V, 12-14V</td>
<td>22-30Ω</td>
<td>No</td>
<td>[100pF, 10Ω]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TP65H070</td>
<td>TO-247</td>
<td>0V, 12-14V</td>
<td>10-15Ω</td>
<td>180Ω MMZ1608S181ATA0</td>
<td>[33pF, 15Ω]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TPH3212</td>
<td>PQFN/TO-220</td>
<td>0V, 12-14V</td>
<td>20-25Ω</td>
<td>120Ω MMZ1608Q121BTA0</td>
<td>[22pF, 15Ω]</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TPH3230</td>
<td>PQFN/TO-220</td>
<td>0V, 12-14V</td>
<td>20-25Ω</td>
<td>120Ω MMZ1608Q121ATA0</td>
<td>[22pF, 15Ω]</td>
</tr>
</tbody>
</table>

3) To Verify GaN FET Stable Operation

To verify adequate operational margin without oscillation, as a minimum observe the VDS waveforms at the turn-on and turn-off switching edges at the application’s maximum drain current. This may occur during start-up or at the application’s maximum load step. A double-pulse or multi-pulse test is highly recommended utilizing the actual layout, with current levels at or greater than 120 percent of the application’s anticipated peak current. Verify that the ringing on the VDS waveform at the transition edges is adequately damped. See design guide DG004: Multi-pulse Testing for GaN Layout Verification.